Abstract This paper proposes input-parallel output-parallel (IPOP) three-level (TL) DC/DC converters with the interleaving control strategy, which is composed with two four-switch halfbridge TL (HBTL) DC/DC converters featuring with simple and compact circuit structures. Due to the IPOP structure, the component current stresses in the proposed converters are reduced. More significantly, the combination of the proposed IPOP TL circuit structure and the interleaving control strategy can largely reduce the ripple currents on the two input capacitors not only by doubling the frequencies of the ripple currents on two input capacitors but also by counteracting part of these ripple currents according to the operation principle of the proposed converters. Therefore, the proposed IPOP TL DC/DC converters with the interleaving control strategy can improve the performances of the converters in increasing the lifetimes of the input capacitors and minimizing the sizes of the input capacitors. Finally, the simulation and experimental results are presented to verify the effectiveness and feasibility of the proposed converters combined with the interleaving control strategy.
I. INTRODUCTION
In 1992, a three-level (TL) DC/DC converter was first proposed in [1] , [2] to lower the voltage stress on the power switches for high voltage applications. Due to the advantage of low voltage stress on the power switches of the TL structure, many studies have been done on the TL DC/DC converters [3] [4] [5] [6] , which make them more applicable. In paper [7] , a novel four-switch half-bridge TL (HBTL) DC/DC converter was proposed, which features only adding one block capacitor but removing two clamped diodes comparing with the conventional TL DC/DC converter [4] . Therefore, the fourswitch TL DC/DC converter has simpler and more compact structure, which is the most attractive feature for an industrial application. Then, many studies have been done based on the circuit structure of the four-switch HBTL converter [8] [9] [10] [11] . The new solutions to achieve the wide range soft-switching are discussed in [8] . A secondary-side phase-shift-controlled ZVS DC/DC converter with wide voltage gain and a three-phase DC/DC converter with low voltage stress on the power switches are proposed in [9] and [10] respectively for high voltage applications. In addition, a new control strategy is proposed to balance the voltages on the two input capacitors for the four-switch HBTL DC/DC converter [11] . The above literatures mainly focus on the topics about soft switching techniques, the efficiency, and the capacitor voltage balance control strategy. But few studies pay attentions on the ripple currents flowing through the two input capacitors which make significant effects on the reliability of the converter [12] . This paper proposes the input-parallel output-parallel (IPOP) TL DC/DC converters composed of the two fourswitch HBTL DC/DC converters to reduce the ripples current on the two input capacitors. Due to the IPOP circuit structure, the current stresses of the components in the proposed converters are reduced by dividing the total power among the two paralleled converters. More importantly, by combining the proposed circuit structure and the interleaving control strategy, the ripple currents on the two input capacitors can be greatly reduced not only by doubling the frequencies of the ripple currents on the two input capacitors but also by counteracting part of these ripple currents according to the operation principle of the proposed converters. Finally, the proposed IPOP TL DC/DC converters with the interleaving control strategy are verified by the simulation and experimentation results. This paper is organized as follows. Section II illustrates the circuit structure and operation principle of the proposed converters. Section III analyzes the performances of the proposed converters associated with the interleaving control strategy. Section IV presents the simulation and experimental results to verify the proposed converters with the interleaving control strategy. Finally, the main contributions of this paper are summarized in Section V. Fig. 1 shows the circuit structure of the proposed IPOP TL DC/DC converters, which is composed of the two four-switch HBTL DC/DC converters namely module-1 and module-2. There are two sharing input capacitors C 1 and C 2 used to split the input voltage V in into two voltages V 1 and V 2 and one sharing output filter capacitor C o as shown in Fig. 1 . In the module-1, S 1 -S 4 and D 1 -D 4 are power switches and diodes; T r1 is the high frequency transformer; L r1 is the leakage inductance This project is supported by the China Scholarship Council (CSC), Aalborg University, and the National Natural Science Foundation of China (51607142).
II. CIRCUIT STRUCTURE AND OPERATION PRINCIPLE
of T r1 ; C b1 is the DC-blocking capacitor; D r1 -D r4 are output rectifier diodes; L o1 is the output filter inductor. The circuit structure of the module-2 is the same as that of the module-1, in which S 5 -S 8 and D 5 -D 8 are power switches and diodes; T r2 is the high frequency transformer; L r2 is the leakage inductance of T r2 ; C b2 is the DC-blocking capacitor; D r5 -D r8 are output rectifier diodes; L o2 is the output filter inductor. In Fig. 1 In order to simplify the following analysis, it is assumed that: 1) the output filters inductors L o1 and L o2 are large enough to be considered as the current sources; 2) all the power switches are ideal, which means the effects of the parasitic capacitors are neglected; 3) the parameters of two modules are identical, which means n 1 = n 2 = N; L r1 = L r2 = L r ; i p1 = -i p2 = i p ; 4) the input current i in is considered as a constant in the switching period due to the effect from the output impedance of the input power supply and impedance of the input line on the input current. 
, and L r1 but not flow through C 1 , which means the i p1 through C 1 and i p2 through C 1 counteract each other, as highlighted in Fig. 2 . Therefore, during this stage, i c1 and i c2 are the same, which are both -i in .
Stage 2 [t 1 -t 2 ]: At t 1 , switches S 1 and S 7 are turned on at zero-voltage. The currents i p1 and i p2 would freewheel through
, and L r1 , which means the i p1 through C 1 and i p2 through C 1 still counteract each other, as highlighted in Fig. 2 . Therefore, these switching actions have no effect on i c1 and i c2 whose values maintain -i in .
Stage 3 [t 2 -t 3 ]: At t 2 , the switches S 3 and S 5 are turned off. The current i p1 would freewheel through S 1 , C 1 , C 2 , and D 4 . V ab increases to V in , therefore i p1 starts to increase linearly. The current i p2 would freewheel through S 7 and D 6 . V cd decreases to 0 V, therefore i p2 begins to decrease linearly. The expressions of i p1 and i p2 are
The currents i c1 and i c2 change to -(|i in |+|i p1 |) from -i in and start to increase. During this stage, output rectifier diodes D r1 -D r4 and D r5 -D r8 turn on simultaneously, therefore there is no power transferring from the input power and C b1 to the output. Stage 5 [t 4 -t 5 ]: At t 4 , i p1 increases to 0 A and i p2 decreases to 0 A, then current directions of i p1 and i p2 begin to change, the absolute value of i c1 and i c2 change to |i in |-|i p1 |.
Stage 6 [t 5 -t 6 ]: At t 5 , the currents i c1 and i c2 increase to 0 A, then the current directions of i c1 and i c2 begin to change, the absolute value of i c1 and i c2 change to |i p1 |-|i in |.
Stage At t 14 , the following operation in next period starts, which is the same as the first switching period.
Based on the above analysis, it can be observed that part of the ripple current i c1 can be counteracted as highlighted time periods in Fig. 2 because the primary current i p1 through C 1 and i p2 through C 1 would counteract each other during these highlighted time periods, which is illustrated in the above principle analysis of the Stage 1 and Stage 2. 
III. PERFORMANCES OF PROPOSED CONVERTERS
In this section, the performances of the proposed IPOP TL converters associated with the interleaving control strategy are analyzed in detail.
A. Voltage stresses on Power switches
The voltage stresses on the power switches S 1 -S 8 are only half of the input voltage (V in /2) in the steady operations due to the TL structure.
B. Duty Cycle Loss
The expression of the duty cycle loss in one switching period can be given by
where d loss1 and d loss2 are the duty cycle losses of the two fourswitch HBTL DC/DC converters, and is the time of one switching period.
C. Output Voltage Characteristic
After considering the effect of the duty cycle loss on the output voltage V o , V o can be calculated by
where d 1 is the duty ratio for S 2 , S 4 , S 6 , and S 8 in one cycle.
D. Ripple Currents on Input Capacitors
Due to the interleaving control strategy, the frequencies of i c1 and i c2 are twice of the switching frequency. According to Fig. 2 By using the interleaving control strategy, the currents i p1 and i p2 are just opposite as shown in Fig. 2 
According to (7) and (8), the root-mean-square (RMS) values of i c1 and i c2 with the interleaving control strategy namely i c1_rms and i c2_rms can be calculated by 
IV. SIMULTION AND EXPERIMENTAL VERIFICATION

A. Simulation Verification
A simulation model is built in PLECS to verify the proposed IPOP TL DC/DC converters with the interleaving control strategy, whose circuit parameters are listed in Appendix. In the simulation, the input voltage is 550 V, the output voltage is 50 V, and the output power is 1-kW. Fig. 4 shows the simulation results. From Fig. 4 , it can be seen that the frequencies of i c1 and i c2 with the interleaving control strategy are twice of that without the interleaving control strategy. In addition, the RMS values of i c1 and i c2 are 5.8 A and 3.2 A, respectively, as shown in Fig. 4(a) . After using the interleaving control strategy, the RMS values of i c1 and i c2 reduce to both 1.76 A as shown in Fig. 6(b) .
Vo ( 
Vo ( In order to analyze the influence of the parameter mismatch between the two modules on i c1 and i c2 , some simulation results are shown in Table I . The variables are the leakage inductors and transformer turns ratios. In Table I , L r = L r2 L r1 and n 1 , n 2 are the transformer turns ratios of T r1 and T r2 , respectively. The results of the RMS values of i c1 and i c2 are shown in Table I , where the input voltage is 550 V, the output voltage is 50 V, and the output power is 1-kW. From Table I , it can be observed that the parameter mismatch between the two modules would cause the increase of the RMS values of i c1 and i c2 , but these increasing values are very small, which means the RMS values of i c1 and i c2 when using interleaving control strategy and having parameter mismatch are still much smaller than that without the interleaving control strategy.
In summary, the simulation results verify that the ripple currents on the two input capacitors can be greatly reduced due to the combination of the proposed IPOP TL circuit structure and the interleaving control strategy. 
B. Experimental Verification
In order to verify the proposed IPOP TL DC/DC converters with the interleaving control strategy, a laboratory prototype is built, whose circuit parameters are shown in Appendix. In the built prototype, SPW47N60C3 is adopted as the primary power switches; MBR20200CTG is selected for the output rectifier diodes. In the experiments, the input voltage is 550 V, the output voltage is 50 V, and the output power is 1-kW. The performances of the established prototype are shown in Figs. 5 and 6. Fig. 5 shows the currents i p1 , i p2 and voltages V in , V o without and with the interleaving control strategy. From Fig.  5(b) , it can be seen that i p1 and i p2 are just opposite because of utilizing the interleaving control strategy. Fig. 6 shows the currents i c1 , i c2 and voltages V ab , V cd without and with the interleaving control strategy. In Fig. 6(b) , the frequencies of i c1 and i c2 with the interleaving control strategy are twice of that without the interleaving control strategy. The RMS values of i c1 and i c2 without the interleaving control strategy are 5.6 A and 3.19 A, respectively, as shown in Fig. 6(a) . However, the RMS values of i c1 and i c2 with the interleaving control strategy are reduced to 1.69 A and 1.68 A, respectively, as shown in Fig.  6(b) .
Based on the experimental results, it can be concluded that: 1) the frequencies of i c1 and i c2 with the interleaving control strategy are twice of that without the interleaving control strategy; 2) the part of the ripple current i c1 can be counteracted by combining the proposed IPOP TL circuit structure and the interleaving control strategy as highlighted in Fig. 6 , which is consistent with the theoretical analysis in Section II; and 3) based on the benefits of (1) and (2), the ripple currents on the two input capacitors can be greatly reduced.
The efficiency curves with the various input voltages are shown in Fig. 7 . From Fig. 7 , it can be seen that the maximum efficiency with the interleaving control strategy is over 95% and the efficiencies with the interleaving control strategy are slightly higher than that without the interleaving control strategy. 
V. CONCLUSION
In this paper, the input-parallel output-parallel (IPOP) TL DC/DC converters with the interleaving control strategy are proposed, which compromise the two four-switch HBTL DC/DC converters featuring with the simple and compact circuit structures. The component current stresses in the proposed converters are reduced because of the IPOP circuit structure. More importantly, combining the proposed converters and the interleaving control strategy can greatly reduce the ripple currents on the two input capacitors not only by doubling the frequencies of the ripple currents on the two input capacitors but also by counteracting part of these ripple currents due to the operation principle of the proposed circuit structure. Therefore, the proposed converters associated with the interleaving control strategy can improve the performances of the converters in stresses, prolonging the , and APPENDIX 
